Advertisement

Search Topics....

Monday, December 18, 2017

MCQ in Computer Science for HSST and Graduate Level Exam 2017

MCQ in Computer Science for HSST and Graduate Level Exam 2017

Unique Features of this Book
* Include More than 1000 Question in Various Topics including Software Engineering, Computer Networks , Digital Electronics , Micro Processor etc...
* Previous PSC Questions with Answers are included.
* Answer keys with Explanations are given.
* Separate Module for IT & Cyber law questions for Graduate Level Exams
Masters Book Points
--------------------------

For Book Enquiry Please Contact 7012853532
Thanks for your support
Masters Publication


Once you order this book , you will get Free eBooklet.



Sunday, November 5, 2017

Mock Exam #34

Take Mock Exam #34

Deadlock : OS

1. In this Algorithm, it is assumed that a deadlock will never occur

A.Banker's Algorithm
B.Dijkstra's algorithm
C.Ostrich Algorithm
D.Greedy Algorithm


This approach may be used in dealing with deadlocks in concurrent programming if they are believed to be very rare and the cost of detection or prevention is high. It is named for the ostrich effect which is defined as "to stick one's head in the sand and pretend there is no problem."

2. Resources are allocated to the process on non-sharable basis is

A. mutual exclusion
B. hold and wait
C. no pre-emption
D. circular wait

3. Which one of the following is a visual ( mathematical ) way to determine the deadlock occurrence?

A. resource allocation graph
B. starvation graph
C. inversion graph
D. none of the mentioned

4.Name the situation in which two computer programs sharing the same resource are effectively preventing each other from accessing the resource, resulting in both programs ceasing to function.

A.Starvation
B.Fragmentation
C.Deadlock
D.None of these

5. Banker's algorithm is

A.Deadlock Prevention
B.Deadlock Detection
C.Deadlock Avoidance
D.All of these

HSST Exam Preparation

 
1. Processor manufactured by AMD

  1. Sempron.
  2. Phenom.
  3. Turion.
  4. All of these
 
2. Which unit is largest

  1. Yotta Byte
  2. Peta Byte
  3. Tera Byte
  4. Zeta Byte
 
3. X is an electronic toll collection system by national highway authority of India. It was initially set up in the golden quadrilateral stretch but now is implemented in over 247 toll plaza across national highways. Name this system which uses Radio frequency identification to work

  1. Speedtag
  2. Fastrack
  3. Fastag
  4. Speedtrack
 
4.Technique for defeating a cipher or authentication mechanism by trying to determine its decryption key or passphrase by trying hundreds or sometimes millions of likely possibilities

  1. Salami Attack
  2. Data Diddling
  3. Data Mining
  4. Dictionary Attack
 
5. Characteristics of Salami Attack

  1. Small attacks add up to one major attack that can go undetected
  2. unauthorized changing of data before or during their input to a computer system
  3. process of discovering patterns in large data sets
  4. All of these
Answers

Friday, October 6, 2017

HSST COMPUTER SCIENCE ONLINE MODEL TEST

......,,,,,,,,Be prepared for first Online Model Test......,

Test based on our previous sessions

Those who scores below 30 Will be expelled from this group.

Those who don't take the exam also will be removed.

Cut off Marks 30

Saturday, September 30, 2017

HSST EXAM Orientation & WhatsApp Group Get together

Orientation Programme @ Sunday ( 01/10/2017 )
------------------------
1. HSST Syllabus Discussion
2. Importance of GK and Current Affairs
3. Arranging Best Faculties for Coaching
4. Online Virual Class room
5. model Question Preparation
6. Smooth Running of WhatsApp Group
7. Periodic Get together..
8. Buying Reference Books
9. UGC NET

All are welcome

Admins

Tuesday, September 26, 2017

HSST Computer Science / Application


Q.The operation which is not considered a basic operation of relational algebra is
(A)    Join.                                               (B)    Selection.
 (C)    Union.                                           (D)    Cross product.

Answer: A
An SQL join clause combines columns from one or more tables in a relational database. It creates a set that can be saved as a table or used as it is. AJOIN is a means for combining columns from one (self-table) or more tables by using values common to each.

Q1. ER modelling technique is
a.tree structure
b.top down
c.bottom up
d. right left approach

Answer : b.top down
A graphical technique for understanding and organizing the data independent of the actual database implementation


Q2. The descriptive property possessed by each entity set is _________ .
a) Entity
b) Attribute
c) Relation
d) Model

Answer:  b) Attribute

Monday, September 25, 2017

HSST Computer Science Exam Preparation Online

Discussion: 25/09/2017 : Network : Protocol : Network Devices:VIRUS

Q. Binary Huffman coding is a
a) Prefix condition code
b) Suffix condition code
c) Both of the mentioned
d) None of the mentioned

Answer: A

Q1.First computer virus is known as

(a) Rabbit
(b) Creeper Virus
(c) Elk Cloner
(d) SCA Virus


Answer: b


Q2). The technique of temporarily delaying outgoing acknowledgements so that they can be hooked on to the next outgoing data frame is called -------------

A) piggybacking.
B)cyclic redundancy check.
C) code repeat check.
D) none of the above

Answer: A


Q3.Network device belong at the OSI physical layer


a) repeater b) router c) switch d) bridge

Answer: a


Q4. The default port number used for HTTP is__________.

A. 22
B. 80
C. 443
D. 110

Answer: B

If the plain text is ABCABA , then what will be the code for A,B & C in Huffman codding,
 1.A =1 B=0 C=11
2. A =1 B=0 C=10
3. A =0 B=1  C=11
4. A =0 B=10  C=11

Answer: 4



More Questions and Discussion...

Tuesday, September 19, 2017

GK , Current Affairs , Constitution etc

MODULE IX(a) SALIENT FEATURES OF INDIAN CONSTITUTION
Salient features of the Constitution - Preamble- It
s significance and its place in the
interpretation of the Constitution.
Fundamental Rights - Directive Principles of State
Policy - Relation between Fundamental
Rights and Directive Principles - Fundamental Dutie
s.
Executive - Legislature - Judiciary - Both at Union
and State Level. - Other Constitutional
Authorities.
Centre-State Relations - Legislative - Administrati
ve and Financial.
Services under the Union and the States.
Emergency Provisions.
Amendment Provisions of the Constitution.
MODULE IX (b) SOCIAL WELFARE LEGISLATIONS AND PROGR
AMMES
Social Service Legislations like Right to Informati
on Act, Prevention of atrocities against Women
& Children, Food Security Act, Environmental Acts e
tc. and Social Welfare Programmes like
Employment Guarantee Programme, Organ and Blood Don
ation etc.
MODULE X (a) RENAISSANCE IN KERALA
TOWARDS A NEW SOCIETY
Introduction to English education - various mission
ary organisations and their functioning-
founding of educational institutions, factories, pr
inting press etc.
EFFORTS TO REFORM THE SOCIETY
(A)
Socio-Religious reform Movements
SNDP Yogam, Nair Service Society, Yogakshema Sabha,
Sadhu Jana Paripalana Sangham, Vaala
Samudaya Parishkarani Sabha, Samathwa Samajam, Isla
m Dharma Paripalana Sangham,
Prathyaksha Raksha Daiva Sabha, Sahodara Prasthanam
etc.
(B)
Struggles and Social Revolts
Upper cloth revolts.Channar agitation, Vaikom Sathy
agraha, Guruvayoor Sathyagraha, Paliyam
Sathyagraha. Kuttamkulam Sathyagraha, Temple Entry
Proclamation, Temple Entry Act
.Malyalee Memorial, Ezhava Memorial etc.
Malabar riots, Civil Disobedience Movement, Abstent
ion movement etc.
ROLE OF PRESS IN RENAISSANCE
Malayalee, Swadeshabhimani, Vivekodayam, Mithavadi,
Swaraj, Malayala Manorama,
Bhashaposhini, Mathnubhoomi, Kerala Kaumudi, Samada
rsi, Kesari, AI-Ameen, Prabhatham,
Yukthivadi, etc
AWAKENING THROUGH LITERATURE
Novel, Drama, Poetry,
Purogamana Sahithya Prasthanam, Nataka Prashtanam,
Library
movement etc
WOMEN AND SOCIAL CHANGE
Parvathi Nenmenimangalam, Arya Pallam, A V Kuttimal
u Amma, Lalitha Prabhu.Akkamma
Cheriyan, Anna Chandi, Lalithambika Antharjanam and
others
LEADERS OF RENAISSANCE
Thycaud Ayya Vaikundar, Sree Narayana Guru, Ayyan K
ali.Chattampi Swamikal, Brahmananda
Sivayogi, Vagbhadananda, Poikayil Yohannan(Kumara G
uru) Dr Palpu, Palakkunnath Abraham
Malpan, Mampuram Thangal, Sahodaran Ayyappan, Pandi
t K P Karuppan, Pampadi John Joseph,
Mannathu Padmanabhan, V T Bhattathirippad, Vakkom A
bdul Khadar Maulavi, Makthi Thangal,
Blessed Elias Kuriakose Chaavra, Barrister G P Pill
ai, TK Madhavan, Moorkoth Kumaran, C.
Krishnan, K P Kesava Menon, Dr.Ayyathan Gopalan, C
V Kunjuraman, Kuroor Neelakantan
Namboothiripad, Velukkutty Arayan, K P Vellon, P K
Chathan Master, K Kelappan, P. Krishna
Pillai, A K Gopalan, T R Krishnaswami Iyer, C Kesav
an. Swami Ananda Theerthan , M C
Joseph, Kuttippuzha Krishnapillai and others
LITERARY FIGURES
Kodungallur Kunhikkuttan Thampuran, KeralaVarma Val
iyakoyi Thampuran, Kandathil
Varghesc Mappila. Kumaran Asan, Vallathol Narayana
Menon, Ulloor S Parameswara Iyer, G
Sankara Kurup, Changampuzha Krishna Pillai, Chandu
Menon, Vaikom Muhammad Basheer.
Kesav Dev, Thakazhi Sivasankara Pillai, Ponkunnam V
arky, S K Pottakkad and others
MODULE X (b) GENERAL KNOWLEDGE AND CURRENT AFFAIRS
General Knowledge and Current Affairs
NOTE: - It may be noted that apart from the topics
detailed above, questions from
other topics prescribed for the educational qualifi
cation of the post may also appear
in the question paper. There is no undertaking that
all the topics above may be
covered in the question paper.

Monday, September 18, 2017

Sunday, September 17, 2017

Microprocessor Questions for KERALA PSC Computer Science Exam

1. The interrupt for which the processor has highest priority among all the external interrupts is
a) keyboard interrupt
b) TRAP
c) NMI
d) INT

Answer: c
Explanation: The Non-Maskable Interrupt input pin has the highest priority among all the external interrupts.
2. The interrupt for which the processor has highest priority among all the internal interrupts is
a) keyboard interrupt
b) TRAP
c) NMI
d) INT

Answer: b
Explanation: TRAP is the internal interrupt that has highest priority among all the interrupts except the Divide By Zero (Type 0) exception.
3. In case of string instructions, the NMI interrupt will be served only after
a) initialisation of string
b) execution of some part of the string
c) complete string is manipulated
d) the occurrence of the interrupt

Answer: c
Explanation: When NMI is activated, the current instruction being executed is completed and then NMI is served. In case of string instructions, it is served after the complete string is manipulated.
4. The NMI pin should remain high for atleast
a) 4 clock cycles
b) 3 clock cycles
c) 1 clock cycle
d) 2 clock cycles

Answer: d
Explanation: The NMI pin should remain high for atleast 2 clock cycles and need not be synchronized with the clock for being sensed.
5. The INTR signal can be masked by resetting the
a) TRAP flag
b) INTERRUPT flag
c) MASK flag
d) DIRECTION flag

Answer: b
Explanation: The INTR signal can be masked by resetting the interrupt flag.
6. For the INTR signal, to be responded to in the next instruction cycle, it must go …….. in the last clock cycle of the current instruction
a) high
b) low
c) high or low
d) unchanged

Answer: a
Explanation: The INTR signal must go high in the clock cycle of the current instruction in order to respond in the next instruction cycle.
7. The status of the pending interrupts is checked at
a) the end of main program
b) the end of all the interrupts executed
c) the beginning of every interrupt
d) the end of each instruction cycle

Answer: d
Explanation: At the end of each instruction, the status of the pending interrupts is checked.
8. Once the processor responds to an INTR signal, the IF is automatically
a) set
b) reset
c) high
d) low

Answer: b
Explanation: The IF is automatically reset when the processor responds to an INTR signal. If the processor wants to respond to any type of INTR signal further then, the IF should again be set.
9. If the pin LOCK (active low based) is low at the trailing edge of the first ALE pulse, then till the start of the next machine cycle, the pin LOCK (active low) is
a) low
b) high
c) low or high
d) none of the mentioned

Answer: a
Explanation: The pin LOCK (active low) remains low till the start of the next machine cycle.
10. With the trailing edge of the LOCK (active low), the INTA (active low) goes low and remains in it for
a) 0 clock cycle
b) 1 clock cycle
c) 2 clock cycles
d) 3 clock cycles

Answer: c
Explanation: The INTA (active low) goes low and remains low for two clock cycles before returning back to the high state.

Friday, September 15, 2017

Start Preparation 4 HSST COMPUTER SCIENCE EXAM Now!!!

Extraordinary Gazette Date:- 30.08.2017
Last Date:- 04.10.2017
Category No: 328/2017 to 341/2017
Applications are invited Online only from qualified candidates for appointment in the undermentioned post in Kerala Government Service. Before applying for the post the candidatesshould register as per the One Time Registration through the official website of Kerala Public ServiceCommission.
1 Department: Kerala Higher Secondary Education 
2 Name of Post:
Higher Secondary School Teachers (Junior) in the following subjects 

Sl. No.14
Category No : 341/17
Subjects: Computer Science

Scale of Pay : 32,300- 68,700/-

No. of Vacancies  : Anticipated 
Separate Ranked Lists will be prepared and published for each subject mentioned above. The list of
selected candidates published by the Commission in response to this notification shall remain in force
for a minimum period of one year provided that the said list will continue to be in force till the
publication of a new list after the expiry of the minimum period of one year or till the expiry of three
years whichever is earlier. Candidates will be advised from the said list against the vacancies if any
reported to the Commission in writing during the currency of the list. 

Method of appointment : Direct Recruitment

Age limit :
1.Age 20-40 Only candidates born between 02.01.1977
and 01.01.1997 (both dates are included) are eligible to
apply for this post with usual relaxation to Scheduled
Castes, Scheduled Tribes and Other Backward
Communities. 
(for other conditions regarding the age relaxation please
see part 2 of the General Conditions.)
2. Relaxation in upper age limit upto 43 ( Forty Three)
years as on the 1stday of January 2017 shall be allowed
to the qualified Ministerial Staff under Higher Secondary
Education Department for direct recruitment to the
category of Higher Secondary School Teacher.
Note : 
As per G.O.(P) No.61/12/SWD dated 17.10.12, 3% vacancies are reserved for eligible 
differently abled candidates , 
(1) For Arts & Commerce subjects - Locomotor disability/cerebral palsy,blindness, low vision(2) For Science Subjects – Locomotor disability/cerebral palsy / low vision

Qualification HSST Computer Science 
1
Master's Degree in Engineering or Technology in the concerned subject / M. Tech
Degree in Computer Science, Computer Engineering or Information Technology /
Software Engineering with not less than 50% marks from a recognized University 
OR
Master's Degree in Computer Application/ Master's Degree in Computer Science or 
Information Technology with not less than 50% marks from a recognized University.
2
In the absence of qualified candidates in item (1) above B.Tech/ Bachelor of 
Engineering Degree with not less than 50% marks in any branch of study with Computer 
Science/ Computer Engineering/ Information Technology from a recognized University. 
OR
B.Tech/ Bachelor of Engineering Degree with not less than 50% marks in any branch of 
study with Post Graduate Diploma in Computer Application from a recognized 
University/ Lal Bahadur Sastri Centre for Science & Technology / Institute of Human 
Resource Development or Department of Electronics 'A' Level accredited 
OR
Masters Degree with not less than 50% marks in Mathematics/ Physics with Post 
Graduate Diploma in Computer Application from a recognized University / Lal Bahadur 
Sastri Centre for Science & Technology / Institute of Human Resource Development or 
Department of Electronics 'A' Level accredited 
OR
M.Tech Degree with not less than 50% marks in Electronics & Telecommunication / 
Electronics Engineering from a recognized University. 
OR
B.Sc. Degree in Computer Science with not less than 50% marks and Post Graduate 
Diploma in Computer Application from a recognized University/ Lal Bahadur Sastri 
Centre for Science & Technology / Institute of Human Resource Development or 
Department of Electronics 'A' Level accredited 
OR
M.Sc. Statistics with not less than 50% marks with Post Graduate Diploma in Computer 
Application from a recognized UniversityHSS